Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently Amended) A device for generating a noise signal, comprising: a noise source for generating intrinsic noise, the noise source further comprising: a noisy amplifier cell having amplifying means:

a load <u>further comprising cascoded transistors</u> coupled to the amplifying means and a power supply; and

a tail-current source coupled to grounding means and to the amplifying means.

- 2. (Previously Presented) The device according to claim 1, wherein the amplifying means comprises a common-source amplifier.
- 3. (Previously Presented) The device according to claim 2, wherein the common source amplifier comprises transistors having a differential topology.
 - 4. (Canceled)
- 5. (Currently Amended) The device according to, claim 1 wherein the load comprises resistors cascoded transistors act as a resistance.
- 6. (Previously Presented) The device according to, claim 2 wherein the tail-current source is coupled to the amplifying means and the grounding means to provide common-mode feedback.
- 7. (Previously Presented) The device according to, claim 1 further comprising:

a first amplifier cell being DC coupled to the noisy amplifier cell; and

Appl. No. 10/550,827

Reply to Office Action of October 19, 2007

Attorney Docket No. P17614-US2

EUS/J/P/08-2601

the output terminals of the noisy amplifier cell coupled to respective input

terminals of the first amplifier.

8. (Previously Presented) The device according to claim 7, wherein the

design of the first amplifier corresponds to the design of the noisy amplifier cell.

9. (Currently Amended) The device according to claim 7, further comprising

[[:]] a differential amplifier having first and second input terminals coupled to output

terminals of the first amplifier the differential amplifier comprising amplifying means[[;]].

a load coupled to the amplifying means and a power supply: and

a tail-current source coupled to grounding means and to the amplifying means.

10. (Currently Amended) The device according to, claim 1 wherein the load

further comprising cascoded transistors, the amplifying means, and the tail-current

source of the noisy amplifier cell, comprises MOS (Metal Oxide Semiconductor)

transistors.

11. (Currently Amended) The device according to claim 1 wherein the load

further comprising cascoded transistors, the amplifying means, and the tail current

source of the noisy amplifier cell comprises BJT (Bipolar Junction Transistors)

transistors.

12. (Currently Amended) The device according to, claim 1 wherein the load

further comprising cascoded transistors comprise comprises PMOS transistors, and the

amplifying means and the tail-current source comprise NMOS transistors.

13. (Currently Amended) The device according to, claim 1 wherein the load

further comprising cascoded transistors comprise comprises NMOS transistors, and the

amplifying means and the tail-current source comprises PMOS transistors.

Page 3 of 14

Appl. No. 10/550,827 Reply to Office Action of October 19, 2007 Attorney Docket No. P17614-US2 EUS/J/P/08-2601

14. (Previously Presented) The device according to claim 13, wherein the width-over-length ratio of the transistors of the amplifying means is at least 3 times the width-over-length ratio of the transistors of the tail-current source, and the width-over-length ratio of the second transistor pair of the load is at least 3 times the size of the width-over-length ratio of the first transistor pair of the load.

15. (Previously Presented) The device according to claim 13, wherein the width of the transistors of the amplifying means and the transistors of the second transistor pair of the load is in the range of 2.5-125 μ m, and the length of the transistors is in the range of 0.25-12.5 μ m; the width and the length of the transistors of the tail-current source and the transistors of the first transistor pair of the load are in the range of 0.25-12.5 μ m.

16. (Previously Presented) The device according to claim 1 wherein input terminals of the amplifying means of the noisy amplifier cell are short-circuited AC-wise to the grounding means.

17. (Previously Presented) The device according to, claim 1 wherein input terminals of the amplifying means of the amplifier cell are short-circuited DC-wise to a fixed potential.

18. (Previously Presented) The device according to claim 7, further comprising:

the first amplifier cell being DC coupled to the noisy amplifier cell;

the output terminals of the noisy amplifier cell coupled to respective input terminals of the first amplifier; and

a DC compensation loop having a feedback filter coupled to the output terminals of the first amplifier and to the input terminals of the noisy amplifier, respectively.

Appl. No. 10/550,827 Reply to Office Action of October 19, 2007 Attorney Docket No. P17614-US2 EUS/J/P/08-2601

- 19. (Previously Presented) The device according to claim 18, wherein the feedback filter comprises first and second filters each comprising a high-frequency phantom zero capacitor providing phase compensation.
- 20. (Previously Presented) The device according to claim 18, wherein the feedback filter comprises two filters each comprising a first capacitor coupled to grounding means and a first resistor coupled to the output terminal of the filter, a second resistor in parallel to the high-frequency phantom zero capacitor coupled to the output terminal of the filter and to a third resistor being coupled to the input terminal of the filter.
- 21. (Previously Presented) The device according to claim 20, wherein the first capacitor, the first resistor, the second resistor, the high-frequency phantom zero capacitor, and the third resistor comprises MOS transistors.
- 22. (Previously Presented) The device according to claim 20, wherein the first capacitor comprises NMOS transistors, and the first resistor, the second resistor, and the third resistor comprises PMOS transistors.
- 23. (Previously Presented) The device according to claim 20, wherein the first capacitor comprises PMOS transistors, and the first resistor, the second resistor, and the third resistor comprises NMOS transistors.
- 24. (Previously Presented) The device according to claim 1 further comprising:

a noise source output terminal;

a random generating sequence device for generating a random sequence of bits coupled to the noise source output terminal;

the random generating sequence device further comprising:

oscillating means having an input terminal for receiving a bias as input, the oscillating means coupled to the noise source output terminal, the oscillating means

Appl. No. 10/550,827

Reply to Office Action of October 19, 2007

Attorney Docket No. P17614-US2

EUS/J/P/08-2601

further comprising at least one oscillator amplifier; amplifying means comprising at least

one a differential amplifier coupled to a corresponding the at least one oscillator

amplifier;

a load coupled to the amplifying means and to a power supply, the load being

adapted to protect the amplifying means from interfering signals; and

a tail current source coupled to the amplifying means and grounding means.

25. (Previously Presented) The device of claim 1, further comprising an

electronic apparatus for generating a noise signal.

26. (Previously Presented) The device according to claim 25, wherein the

electronic apparatus is one from the group consisting of a mobile radio terminal, a

pager, a communicator, an electronic organizer and a smartphone.

27. (Previously Presented) The electronic apparatus according to claim 25.

wherein the apparatus is a mobile telephone.

28. (Previously Presented) The device according to claim 1, the device being

fabricated on an integrated circuit.

29. (Previously Presented) The device according to claim 12, wherein the

width-over-length ratio of the transistors of the amplifying means is at least 3 times the

width-over-length ratio of the transistors of the tail-current source, and the width-over-

length ratio of the second transistor pair of the load is at least 3 times the size of the

width-over-length ratio of the first transistor pair of the load.

30. (Previously Presented) The device according to claim 12 wherein the

width of the transistors of the amplifying means and the transistors of the second

transistor pair of the load is in the range of 2.5-125 µm, and the length of the transistors

is in the range of 0.25-12.5 µm; the width and the length of the transistors of the tail-

Page 6 of 14

Appl. No. 10/550,827 Reply to Office Action of October 19, 2007 Attorney Docket No. P17614-US2 EUS/J/P/08-2601

current source and the transistors of the first transistor pair of the load are in the range of 0.25-12.5 μm_{\cdot}

* * *